

11.4 Abnormal Leakage Suppression (ALS) Scheme for Low Standby Current SRAMs

Kouichi Kanda, Nguyen Duc Minh¹, Hiroshi Kawaguchi and Takayasu Sakurai

University of Tokyo, Tokyo, Japan
¹Toshiba Corporation, Japan

Abnormal leakage suppression (ALS) repairs standby current errors in SRAMs. By introducing leakage sensors, shift registers, and fuses, the ALS senses $1\mu\text{A}$ abnormal leakage and isolates the memory cell from V_{DD} lines, thus suppressing abnormal leakage current. A 64kb test SRAM demonstrates effectiveness. The area overhead is 7%.

SRAMs are widely used as key components such as main memories, caches, and buffer memories in high-speed portable systems, where low standby current is required to extend lifetime of batteries. Power consumption of SRAMs in standby mode is normally negligibly small due to the highly resistive nature of MOSFETs in off-state. However, if memory cells and/or related circuits have defects due to process fluctuations and/or dust, the standby current is increased drastically making SRAM unsuitable for portable applications. A number of schemes to repair defective memory cells, rows, and columns have been proposed by introducing redundant rows and columns and redundancy schemes are widely used [1]. Although all of these schemes repair malfunctions, none considers leakage path elimination possibly associated with the defects. This paper describes an abnormal leakage repair scheme to eliminate leakage paths.

Figure 11.4.1 shows an SRAM memory cell in standby mode with various possible defects in channel or in gate oxide. In standby mode, word lines are set to V_{SS} , while bit lines are precharged to V_{DD} . The dotted lines in the figure represent leakage paths from V_{DD} to V_{SS} caused by a single defect in the memory cell. The case where a cell has multiple defects is not taken into account since it is unlikely. There are two ways to eliminate abnormal leakage paths in a memory cell. One is to completely isolate the error cell from V_{SS} , and the other is to isolate the cell from V_{DD} . In this paper, the latter is pursued. The former approach is difficult to realize since the V_{SS} lines for an SRAM cell array are usually structured as a mesh and are impossible to cut off selectively. There are only three types of paths that convey V_{DD} to a memory cell in a standby mode, that is, cell V_{DD} lines, bit lines and n-wells.

In the ALS scheme, a fuse is inserted in each cell V_{DD} line and each bit line pair as shown in Figure 11.4.2. When the fuse is blown, the V_{DD} is cut out from these lines, isolating memory cells from V_{DD} . There is no need to insert a fuse between V_{DD} and the n-well, because when a drain junction of pMOS (M1) is short-circuited to an n-well, the drain junction is set to V_{DD} in a power-on sequence. Then M4 turns on, which in turn turns M3 off. Thus, there is no abnormal leakage path, if the memory cell is not accessed in a normal mode. This is achieved by replacing the cell with a redundant memory cell. There are many ways to introduce redundancy in an SRAM but, since it is established technique, it is not dealt in this paper. Any type of redundancy works well with ALS. Since the scheme systematically isolates V_{DD} in a memory cell, it repairs most leakage errors even those other than the transistor-related defects as shown in Figure 11.4.1. Metal shorts and junction shorts are other types of defects that cause standby error.

The first step is to identify location of the defective memory cell in terms of leakage. This is accomplished by leakage sensors, as

shown in Figure 11.4.3. After detecting the leakage, dynamic shift registers in Figure 11.4.3 transfer the result to the external tester in a scan-path method. The timing diagram for the operation of ALS is shown in Figure 11.4.4. Two pMOS transistors, M7 and M8, are inserted in parallel between V_{DD} and memory cell V_{DD} lines. M7 is activated in a test mode and has small on-state conductance to cause a voltage drop when certain amount of leakage current flows through it. M8 is activated only in normal SRAM operation. The channel width of M8 should be large enough so that it delivers sufficient current into each row and column without degrading speed of normal operation. In test mode, the voltage drop across M7 is sampled and held in node N1 which is compared with a reference voltage V_{REF} when the Sense Enable signal is asserted. If there is abnormal leakage, the voltage on N1 becomes lower than the reference voltage V_{REF} on N2. When the leakage sensor is activated, the voltage difference between N1 and N2 is amplified and N1 goes to '0' while N2 goes to '1'. The signals are transferred to N4 and N3. Thus N3 is set '1' when there is a certain level of leakage and it is set to '0' when there is not leakage. This error indicator is scanned out to the leakage sensor output. The '0' and '1' pattern on the leakage sensor output terminal indicates the rows and columns where leakage error cells exist.

The test flow is as follows. First, cells with a functional error are located using conventional methods and this information later activates a normal redundancy scheme. Next, a standby error test is performed by activating the ALS circuits. Then, cells with functional errors are replaced by spare cells by blowing fuses and cells with standby leakage error are repaired by the ALS fuses and the corresponding rows and columns are replaced by spare rows and columns.

Sensitivity of the leakage sensor can be tuned by adjusting V_{REF} and $V_{\text{LEAK_MONITOR}}$. The measured sensitivity is shown in Figure 11.4.5. The target leakage level of a test chip is $1\mu\text{A}$ but can be adjusted by selection of V_{REF} and the size of M7.

Figure 11.4.6 shows the reduction of leakage current by blowing fuses in the ALS scheme. Four leakage error cells, each of which shows about $40\mu\text{A}$ leakage, are made intentionally and leakage is decreased by blowing fuses one by one. This assures elimination of leakage paths by the fuses.

Figure 11.4.7 shows a micrograph of the test ALS SRAM chip fabricated with $0.6\mu\text{m}$ and triple-layer metal technology. The SRAM cell array that has 256 rows and 256 columns occupies $2.6 \times 2.8 \text{mm}^2$. The area overhead with ALS is calculated at 7.5%. This value is reduced to 2% when ALS is applied to 1Mb SRAMs.

Acknowledgement:

Discussions with K. Ishibashi and K. Sasaki from Hitachi and T. Kuroda from Keio University are appreciated. Wafer fabrication support by VDEC is acknowledged.

Reference:

[1] Ceuker, et al., "A Fault-Tolerant 64k Dynamic RAM", 1979 ISSCC Digest of Technical Papers, pp.150-151, Feb. 1979.




Figure 11.4.1: SRAM cell circuit in standby mode with possible leakage paths due to the transistor related defects.




Figure 11.4.2: Overall structure of ALS scheme.




Figure 11.4.3: Detailed circuit diagram of ALS scheme.




Figure 11.4.4: Timing diagram for ALS circuit.




Figure 11.4.5: Measured sensitivity on bias conditions for V_{REF} and $V_{LEAK_MONITOR}$.




Figure 11.4.6: Measured leakage current reduction by blowing fuses.