

# 0.5- $\mu\text{m}$ 3.3-V BiCMOS Standard Cells with 32-kilobyte Cache and Ten-Port Register File

Hiroyuki Hara, Takayasu Sakurai, *Member, IEEE*, Tetsu Nagamatsu, Katsuhiko Seta, Hiroshi Momose, *Member, IEEE*, Yoichirou Niitsu, Hiroyuki Miyakawa, Kouji Matsuda, Yoshinori Watanabe, Fumihiko Sano, and Akihiko Chiba

**Abstract**—BiCMOS standard cell macros, including a 0.5-W 3-ns register file, a 0.6-W 5-ns 32-kilobyte cache, a 0.2-W 3-ns table look-aside buffer (TLB), and a 0.1-W 3-ns adder, are designed with a 0.5- $\mu\text{m}$  BiCMOS technology. A supply voltage of 3.3 V is used to achieve low power consumption. Several BiCMOS/CMOS circuits, such as a self-aligned threshold inverter (SATI) sense amplifier and an ECL HIT logic are used to realize high-speed operation at the low supply voltage. The performance of the BiCMOS macros is verified using a fabricated test chip.

## I. INTRODUCTION

IN ORDER to realize high-performance systems that include processors with 100-MHz clocks [1], large functional macros are important. The high-speed operation and high integration density lead to high chip power consumption and large thermal dissipation, which in turn create expensive package requirements. Consequently, low-power and high-speed macros are crucial to build cost-effective high-performance systems. In this paper, several BiCMOS standard cell macros, including a 0.5-W 3-ns register file, a 0.6-W 5-ns 32-kilobyte cache, a 0.2-W 3-ns table look-aside buffer (TLB), and a 0.1-W 3-ns adder, are presented based on a 0.5- $\mu\text{m}$  BiCMOS technology. Several BiCMOS/CMOS circuits are devised to achieve high-speed operation at a supply voltage of 3.3 V, which is required for low-power operation.

In Section II, a basic logic gate with full swing capability for use with a 3.3-V supply voltage is proposed and measured results of the logic gates are summarized. Simple function cells, such as NAND's, NOR's, and flip-flops are prepared by using the proposed basic gate configuration. Section III describes the larger macros, such as a cache and a register file, in detail. In these macros, novel circuit ideas such as an ECL-level circuit for cache hit

logic and a self-aligned threshold inverter have been employed to achieve high performance. Finally, Section IV discusses the results for these macros obtained from a fabricated test chip.

## II. BASIC LOGIC GATE

A BiNMOS gate [2] with parallel PMOS transistors, namely a PBiNMOS gate, is adopted for building simple logic gates. The PBiNMOS gate configuration, shown in Fig. 1(a), is suitable for high-speed operation at reduced supply voltage because the pull-down of the output is accomplished through the n-channel MOSFET pair [2]. In CMOS logic gates, the p-channel transistor is two to three times slower than the n-channel transistor. In this sense, the BiNMOS circuit, with a bipolar transistor to increase the pull-up speed by a factor of 2 to 3, is a well-balanced configuration.

The PBiNMOS gate uses weak PMOS devices in parallel with the bipolar pull-up to restore the full logic level of the output. This full-swing capability is necessary to reduce the power dissipation of subsequent gates. In addition, the full rail-to-rail swings reduce the dc current paths that are found by leakage current tests used in the die sorting process [3].

Fig. 1(b) shows the measured fan-out dependence of the propagation delay. The PBiNMOS two-input NAND gate shows a propagation delay time of 200 ps with fan-out of 7. Both CMOS and PBiNMOS cells are available in this standard cell library. In standard cell designs, the PBiCMOS gates are used to drive highly capacitive loads, whereas the conventional CMOS gates are used to drive less capacitive loads. A CAD tool is used to choose the more appropriate cells considering the load condition.

## III. MACRO CELLS

### A. Register-File Macro

The register-file macro circuit diagram is shown in Fig. 2. The macro enables six reads and four writes at the same time. In order to realize the six read ports with a small memory cell size, a nonpaired (single) bit-line scheme is necessary. In the nonpaired bit-line scheme, however, it

Manuscript received April 6, 1992; revised July 19, 1992.

H. Hara, T. Sakurai, T. Nagamatsu, K. Seta, H. Momose, Y. Niitsu, and H. Miyakawa are with the Semiconductor Device Engineering Laboratory, Toshiba Corporation, 1 Komukai-Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan.

K. Matsuda, Y. Watanabe, F. Sano, and A. Chiba are with Toshiba Microcomputer Engineering Corporation, 1 Komukai-Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan.

IEEE Log Number 9202871.




Fig. 1. (a) PBiNMOS gate configuration. (b) Propagation delay time versus fan-out of PBiNMOS gate.




Fig. 2. Circuit diagram of register-file macro.

is difficult to reduce the bit-line swing for a high-speed readout because of the lack of a high-speed single-ended sense amplifier. A self-aligned threshold inverter (SATI) sense amplifier is proposed [4], [5] and used as a high-speed single-ended sense amplifier.

The SATI can be laid out in a narrow pitch because the sense amplifier is constructed with only three MOS-FET's. It is essentially an inverter that can receive a bit-line swing of less than 1 V using a replica biasing scheme which provides the best operating point to the sense amplifier. A CMOS inverter gives excellent amplification characteristics for a small input signal if the input signal is near the logic threshold voltage of the CMOS inverter. It has been impossible to make use of this characteristic because the logic threshold voltage can vary with process, temperature, and voltage conditions.

The replica biasing scheme is employed to overcome this difficulty. The bias circuit is constructed with a differential amplifier, a dummy cell, and a dummy sense amplifier. The gate voltage of the NMOS transistor  $N1$  is controlled so as to set the logic threshold voltage at the middle of the bit-line swing by using the feedback loop with an inverter replica. The SATI circuit tracks process, voltage, and temperature variation by using the replica biasing circuit. The worst-case access time can also be reduced by using this bias circuit.

Another key circuit technique is a BiCMOS bit-line load for a fast bit-line recovery from ZERO read. A bipolar transistor and PMOS transistor load pull up the bit line when the ONE data are read out faster than a single NMOS load that is conventionally used as a bit-line load. The NMOS load is slow in pulling up the bit line because it operates near its threshold voltage. The bipolar transistor shifts the operation voltage of the bit line down to  $V_{DD} - V_{BE}$  to make the bias point suitable for the SATI sense amplifier. The PMOS transistor acts as a nonlinear load. The NMOS transistor in parallel with the bipolar/PMOS load is used to stabilize the bit-line swing. Without the NMOS load, the bit-line swing can easily become very large and can cause degradation in speed because of the nonlinear nature of the PMOS device.

For fast write recovery, a new circuit is used where the write recovery process takes place as soon as the write enable  $WE$  signal is disabled. When the macro select  $MS$  signal is deselected, the macro consumes no dc power, which enables the use of  $IDDQ$  testing (standby current test) for the entire device. This feature has been added to all of the macro's with no performance reduction.

### B. Cache Macro

If the target system is a processor, a high-density cache memory increases system performance dramatically. A 32-kilobyte BiCMOS cache macro has been designed employing highly resistive polysilicon-load four-transistor cells to achieve high density and high speed. Data bus width is 128 b and a two-way set associative organization is adopted. The circuit diagram of the BiCMOS cache macro is shown in Fig. 3. The TAG portion of the macro consists of TAG memories and comparators. The comparators are built with CMOS EXCLUSIVE-OR circuits and ECL wired-OR circuits to improve the speed, as the comparators in the critical path. The TAG data are compared with TAGINs by the CMOS transfer circuits maintaining a bit-line swing, and the results are ORED by the ECL wired-OR circuits with an ECL level. The comparator output is obtained from the collector of a bipolar transistor.

Complicated HIT logic is also built with an ECL-like circuit to improve the speed. The ECL HIT logic generates a HIT signal from the comparator output that has an ECL level, combining the special bit and the valid bit. The HIT signal, which is converted to a CMOS level, activates way selectors of DATA memory. The sense amplifiers for the DATA memory are placed after the way selectors to reduce the power consumption to about a half when compared with the conventional architecture [6]. Thus only 128 sense amplifiers are activated in spite of the two-way organization. The power-speed trade-off is crucial for large-bandwidth caches. The output of the BiCMOS sense amplifier is applied to the SATI circuit and converted to full CMOS levels.

### C. TLB Macro

The TLB macrocell is another key component to construct a high-performance processor. The TLB consists of




Fig. 3. Circuit diagram of BiCMOS cache macro.




Fig. 4. Circuit diagram of TLB macro.

a content-addressable memory (CAM) for a directory search and an SRAM for a physical address fetch. Fig. 4 shows a circuit diagram of the CAM. The CAM cell performs the search operation comparing the input DATA and the stored data. The NAND structure of the match line causes the match line of only the selected row to be activated and the corresponding SRAM word line to be enabled. This eliminates complex and marginal timing circuits for driving the SRAM word lines in the conventional NOR-type match circuit [7]. A triple-match-line architecture [8] is used to further speed up the match operation. A bipolar hit generation logic is adopted to realize a high-speed 64-input OR gate. In the SRAM part of the TLB, the same bit-line load and sense-amplifier scheme described in the register file macro are used.

#### D. Adder Macro

A 32-b asynchronous adder was also designed. An asynchronous feature is important as a standard cell macro, since an appropriate clock may not always be available. Fig. 5 shows a circuit diagram of the adder macro. The most salient feature of the adder is the use of the chained carry lookahead (CCLA) circuit. The outputs of the carry select adders (CSA's) are combined by a carry

circuit similar to a Manchester chain which generates the required carries efficiently. The BiNMOS driver is placed at the first stage of the chained CLA. The MOSFET's in the chain are sized in geometric series to minimize delay.

#### IV. EXPERIMENTAL RESULTS ON LARGE MACROS

A microphotograph of a fabricated test chip is shown in Fig. 6. The process is a double-poly, triple-metal BiCMOS process. The 0.5- $\mu\text{m}$  BiCMOS process is based on a 0.5- $\mu\text{m}$  CMOS process with added-on buried  $p^+$  and  $n^+$  layers beneath  $p$  and  $n$  wells. The  $n$ -epitaxial layer is 1.5  $\mu\text{m}$  thick. The  $n$ - $p$ - $n$  bipolar transistor is made with an ion-implanted emitter and the transition frequency of the transistor is 10 GHz. Fabricated polysilicon widths for PMOS and NMOS gates are 0.6 and 0.5  $\mu\text{m}$ , respectively.

Fig. 7 shows the measured waveforms of the cache macro. Observed ADDRESS to HIT delay was 5 ns, and the ADDRESS to DOUT delay was 8 ns. This is the fastest cache ever reported for this size. Most of the delay data were obtained by using latches placed at the input and the output and by varying the strobe timing to these latches. The characteristics of the BiCMOS macros are summarized in Table I.

Measured access time of the register-file macro is 3 ns, while the simulated delay for a full CMOS conventional circuit is 5 ns. As for the cache macro, 5-ns ADD to HIT delay is obtained. The ADD to DOUT delay of 8 ns is faster than the 10-ns delay of a CMOS conventional circuit. The TLB macro shows 3-ns DATA to HIT delay measured under typical conditions, while the simulated delay for a full CMOS implementation without the triple-match-line architecture is 4 ns. The adder macro shows 3-ns measured addition time, whereas the simulated delay for a full CMOS adder with the chained CLA configuration is 3.5 ns and that without the chained CLA is 4.5 ns. The average speed advantage of PBiNMOS macros over pure CMOS implementation was about 20%.

The register-file macro achieves the power consump-




Fig. 5. Circuit diagram of 32-b asynchronous adder macro.




Fig. 6. Microphotograph of fabricated test chip.




Fig. 7. Measured waveforms of cache macro.

TABLE I  
CHARACTERISTICS OF BiCMOS MACROS

	Measured Access Time (ns) typ.	Access Time with Conv. Circuit* (ns)	Power (W)	Area (mm)
Register file	ADD to DOUT: 3.0	5.0	0.5	$3.6 \times 3.8$
Cache	ADD to HIT: 5.0 ADD to DOUT: 8.0	7.0 10.0	0.6	$6.0 \times 6.5$
TLB	DATA to HIT: 3.0	4.0	0.2	$2.0 \times 3.0$
Adder	DATA to SUM: 3.0	4.5	0.1	$1.2 \times 0.3$

\*Simulation with pure CMOS.

tion of 0.5 W at 100-MHz operation. As for the cache macro, measured power consumption is 0.6 W when the data bus width is 128 b. The area of the register file is  $3.6 \text{ mm} \times 3.8 \text{ mm}$ , the cache is  $6.0 \text{ mm} \times 6.5 \text{ mm}$ , the TLB is  $2.0 \text{ mm} \times 3.0 \text{ mm}$ , and the adder is  $1.2 \text{ mm} \times 0.3 \text{ mm}$ , excluding I/O pads used for testing.

## V. CONCLUSIONS


Several BiCMOS and CMOS circuits are devised to realize high-speed operation at the low supply voltage of 3.3 V. The proposed circuits include PBiNMOS gates, a self-aligned threshold inverter sense amplifier, bipolar bit-line load, ECL HIT logic, a NAND CAM, and chained CLA. The advantages of the proposed circuits are verified using a fabricated test chip with 0.5- $\mu\text{m}$  BiCMOS process. BiCMOS macros proposed in this paper will enhance the performance of systems on a chip.

## ACKNOWLEDGMENT

The authors would like to express their appreciation to Dr. T. Iizuka, K. Maeguchi, and H. Nakatsuka for encouragement throughout the work.

## REFERENCES

- [1] T. Hotta *et al.*, "A 70 MHz 32 b microprocessor with 1.0  $\mu\text{m}$  BiCMOS macrocell library," in *ISSCC Dig. Tech. Papers*, Feb. 1989, pp. 124-125.
- [2] A. E. Gamal, J. L. Kouloheris, D. How, and M. Morf, "BiNMOS: A basic cell for BiCMOS sea-of-gates," in *CICC Proc.*, May 1989, pp. 8.3.1-8.3.4.
- [3] H. Hara *et al.*, "0.5  $\mu\text{m}$  2M-transistor BiPNMOS channelless gate array," in *ISSCC Dig. Tech. Papers*, Feb. 1991, pp. 148-149.
- [4] M. Steyaert, W. Bijker, P. Vorenkamp, and J. Sevenhans, "A full 1.2  $\mu\text{m}$  CMOS ECL-CMOS-ECL converter with subnanosecond settling times," in *CICC Proc.*, May 1990, pp. 11.4.1-11.4.4.
- [5] T. Kuroda *et al.*, "Automated bias control (ABC) circuit for high-performance VLSI's," in *Symp. VLSI Technol. Dig. Tech. Papers*, June 1991, pp. 15-16.
- [6] M. Suzuki *et al.*, "Sense-amplifier-merged comparator and selector scheme for BiCMOS cache memories," in *ESSCIRC Dig. Tech. Papers*, Sept. 1991, pp. 25-28.
- [7] T. Takayanagi *et al.*, "2.6 Gbyte/sec bandwidth cache/TLB macro for high-performance RISC processor," in *CICC Proc.*, May 1991, pp. 10.2.1-10.2.4.
- [8] T. Nagamatsu *et al.*, "A 1.9 ns BiCMOS CAM Macro with double match line architecture," in *CICC Proc.*, May 1991, pp. 14.3.1-14.3.4.
- [9] J. Gallia *et al.*, "A 100K gate sub-micron BiCMOS gate array," in *CICC Proc.*, May 1989, pp. 8.6.1-8.6.4.



**Hiroyuki Hara** was born in Tokyo, Japan, on November 19, 1960. He received the B.S. degree in electronic engineering from Sibauro Institute of technology, Tokyo, Japan, in 1983.

He joined Toshiba Corporation, Kawasaki, Japan, in 1983. Since then he has been engaged in bipolar and BiCMOS LSI development and designing. He is now in the Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan, where he has been engaged in the research and development of BiCMOS macro-

cells for high-performance ASIC's.

Mr. Hara is a member of the Institute of Electronics, Information and Communication Engineers of Japan.



**Hiroshi Momose** (M'91) was born in Matsumoto, Japan, on February 19, 1954. He received the B.S. and M.S. degrees in electrical engineering from the Tokyo Institute of Technology, Tokyo, Japan in 1977 and 1979, respectively.

In 1979 he joined a newly organized laboratory, the Semiconductor Device Engineering Laboratory (SDEL), Toshiba Corporation, Kawasaki, Japan, where he has been engaged in advanced CMOS/BiCMOS process development, including trench isolation and LDD structure and latch-up

analysis. He has also developed EPROM, very-large-scaled CMOS SRAM, and BiCMOS high-speed RAM devices. From 1986 to 1987 he worked for Hewlett-Packard Laboratories, Palo Alto, CA, as a visiting engineer, where he studied half-micrometer BiCMOS technology. He is currently responsible for half- and submicrometer BiCMOS device and process technologies for memory and logic VLSI's.

Mr. Momose is a member of the Institute of Electronics and Communication Engineers of Japan.



**Takayasu Sakurai** (S'77-M'78) was born in Tokyo, Japan on January 10, 1954. He received the B.S., M.S., and Ph.D. degrees in electronic engineering from University of Tokyo, Tokyo, Japan, in 1976, 1978, and 1981, respectively. His Ph.D. work is on electronic structures of a Si-SiO<sub>2</sub> interface.

In 1981 he joined the Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan, where he was engaged in the research and development of CMOS dynamic

RAM, 64- and 256-kb SRAM, 1-Mb virtual SRAM, cache memories, and BiCMOS ASIC's. During the development, he also worked on the modeling of interconnect capacitance and delay, soft-error free memory cells, new memory architectures, hot-carrier resistant circuits, arbiter optimization, gate-level delay modeling, and transistor network synthesis. From 1988 through 1990 he was a Visiting Scholar at the University of California, Berkeley, doing research in the field of computer-aided design of VLSI's. He is currently back at Toshiba managing of memory/logic VLSI development. His present interests include application-specific memories, BiCMOS VLSI's, VLSI microprocessors, FPGA's, and data compression/decompression VLSI. He is a visiting lecturer at the University of Tokyo.


Dr. Sakurai is a member of the Institute of Electronics, Information and Communication Engineers of Japan and the Japan Society of Applied Physics.



**Youichiro Niitsu** was born in Tokyo, Japan. He received the B.S. degree in physics in 1980 and the M.E. degree in applied physics in 1982 from Tohoku University, Sendai, Japan.

He joined the Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan, in 1982. He worked in the area of the high-performance CMOS logic devices. Since 1986 he has been engaged in the development of BiCMOS logic devices.


Mr. Niitsu is a member of the Institute of Electronics and Communication Engineers of Japan.



**Hiroyuki Miyakawa** was born in Gunma, Japan. He received the B.S. degree in electrical engineering in 1982 and the M.S. degree in electrical engineering in 1984 from Hosei University, Tokyo, Japan.

He joined Tamagawa Works, Toshiba Corporation, in 1984. In 1989 he joined the Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan, where he has engaged in the development of BiCMOS logic devices.

Mr. Miyakawa is a member of the Japan Society of Applied Physics.



**Tetsu Nagamatsu** was born in Yamaguchi, Japan, on Aug. 13, 1960. He received the B.S. degree in applied physics from Waseda University in 1984 and the M.S. degree in energy science from Tokyo Institute of Technology in 1986.

In the same year he joined the Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan, and has been engaged in the development of BiCMOS logic LSI's. He is presently involved in the design of BiCMOS memory embedded system LSI.



**Kouji Matsuda** was born in Tokyo, Japan, on December 20, 1959. He received the B.S. degrees in computer science from Shonan Institute of Technology, Kanagawa, Japan in 1982.

In 1982 he joined the Toshiba Microelectronics Corporation, Kawasaki, Japan, where he has been engaged in LSI-testing technology and in the development of BiCMOS ASIC macrocells.



**Katsuhiko Seta** was born in Tokyo, Japan, on September 9, 1963. He received the B.S. and M.S. degrees in electric engineering from Science University of Tokyo, Japan, in 1987 and 1989, respectively.

He joined the Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan, in 1989, where he has been engaged in the research and development of BiCMOS cache macro for high-performance microprocessors.

Mr. Seta is a member of the Institute of Electronics, Information and Communication Engineers of Japan.



**Yoshinori Watanabe** was born in Mie, Japan, on May 11, 1961. He received the B.S. degree in electronic control engineering from Tokai University, Japan, in 1984.

He joined Toshiba Microelectronics Corporation, Kawasaki, Japan. He then joined Toshiba's Semiconductor Device Engineering Laboratory, Kawasaki, Japan, where he has been engaged in the research and development of BiCMOS ASIC and BiCMOS memory macros.



**Fumihiko Sano** was born in Shiga, Japan, on March 18, 1967. He received the B.S. degree in electrical engineering from Fukui National College of Technology, Japan, in 1988.

He joined Toshiba Microelectronics Corporation, Kawasaki, Japan. He then joined Toshiba's Semiconductor Device Engineering Laboratory, Kawasaki, Japan, where he has been engaged in the research and development of BiCMOS ASIC and BiCMOS memory macros.



**Akihiko Chiba** was born in Hokkaido, Japan, on May 19, 1967. He received the B.S. degree in mechanics from Hachinohe Institute of Technology, Japan, in 1990.

He joined Toshiba Microelectronics Corporation, Kawasaki, Japan. He then joined Toshiba's Semiconductor Device Engineering Laboratory, Kawasaki, Japan, where he has been engaged in the research and development of BiCMOS macrocells and LSI testing technology.

---