An all 0.5V, 1Mbps, 315MHz OOK Transceiver with 38-μW Career-Frequency-Free Intermittent Sampling Receiver and 52-μW Class-F Transmitter in 40-nm CMOS

Akira Saito1, Kentaro Honda2, Yunfei Zheng2, Shunta Iguchi2, Kazunori Watanabe1, Takayasu Sakurai2, and Makoto Takamiya2
1Semiconductor Technology Academic Research Center (STARC), Yokohama, Japan, 2University of Tokyo, Tokyo, Japan

Abstract
An all 0.5V, 1Mbps, 315MHz OOK transceiver in 40-nm CMOS for body area networks is developed. Both a 38-pJ/bit career-frequency-free intermittent sampling receiver with -55dBm sensitivity and a 52-pJ/bit class-F transmitter with -21dBm output power achieve the lowest energy in the published transceivers for wireless sensor networks.

Introduction
A low power OOK transceiver for short-range wireless sensor networks (e.g. body area networks) is developed in this paper. The target receiver (RX) sensitivity and transmitter (TX) output power is -55dBm and -20dBm, respectively, assuming -25dB propagation loss at the 1-m communication distance and -5dB x 2 loss at TX/RX antennas. The target power consumption is 50μW at 1Mbps. In order to reduce the power, (1) sampling circuits are used instead of continuous analog circuits, (2) the power supply voltage (VDD) is reduced to 0.5V, (3) the RX input is directly sampled without LNA, because high sensitivity is not required for the 1-m communication, (4) low career frequency of 315MHz instead of 2.4GHz is used to reduce the required bandwidth of the sampler, (5) a career-frequency-free (CFF) intermittent sampling (IS) is newly proposed to reduce the number of sampling, thereby reducing the power of the sampler to 1/315 of that of the conventional continuous sampling.

Career-Frequency-Free Intermittent Sampling Receiver
A conventional continuous sampling [1-2] and the proposed IS concept for RX are compared in Fig. 1. The proposed IS reduces the number of the sampling in 1 symbol in order to reduce the power consumption of the sampler. Fig. 2 shows a block diagram of the proposed all 0.5V CFF IS RX. Only 1-MHz clock instead of a 315-MHz career frequency is supplied to RX. RX input (VIN) is directly sampled by intermittent samplers without LNA. Fig. 3 shows a schematic of the intermittent sampler. Fig. 4 shows a timing chart of CFF IS RX. VIN is sampled by quadrature 315-MHz clocks (ϕ0, ϕ90, ϕ180, and ϕ270). The timing difference of AT is generated by digitally controlled delay lines instead of a conventional quadrature 315-MHz PLL, thereby reducing the power consumption. In the 315-MHz, 1-Mbps CFF IS RX, the number of sampling of VIN per bit is 4, while that of the conventional continuous sampling is 4x315, thereby reducing the power consumption of the sampler to 1/315. By the clock of ϕCPF, the sampled VIN’s are subtracted for a high pass filter function in order to increase the RX sensitivity by 3dB [3]. The outputs of the samplers (V1, V90, V180, and V270) are amplified by 5-stage IF amplifiers with an offset cancellation [4]. Then, the outputs of the amplifiers (V2A) are compared by proposed variable offset comparators clocked by ϕCMP, and the data is demodulated. V2A is not constant, because the DC component is eliminated in the offset cancel amplifier [4]. In CFF IS RX, the degradation of RX sensitivity due to ΔT variations is a design concern. In order to clearly clarify the effect of ΔT variations on the RX sensitivity, Fig. 5 shows a calculated dependence of maximum amplitude of V1 or V90 on ΔT. In the ideal case of ΔT=T/4=0.8ns, the amplitude is 1. The amplitude, however, is reduced to 1/√2=0.7 when the sampling phase is changed. In CFF IS RX, the RX sensitivity is determined by the worst case (=minimum) amplitude, because the phase is not synchronized. The worst case amplitude depends on ΔT. For example, at ΔT=T/2=1.6ns, the worst case amplitude is 0, which is unacceptable. In order to suppress the amplitude degradation within 10% and 50%, the ΔT variation should be less than ± 11% and ± 41%, respectively. In this design, ΔT variation is controlled within ± 41% by the digitally controlled delay lines.

Building Blocks
In CFF IS RX, instead of a variable gain amplifier, the clocked variable offset comparator is used to keep the received signal amplitude constant with low power consumption. The variable offset comparator eliminates the need for a voltage reference circuit, which is very important, because the voltage reference circuit operating at 0.5V is difficult to implement. Fig. 6 shows a schematic of the digitally variable offset comparator. The comparator has 2 sets (CLEFT and CRIGHT) of 63 switched capacitors controlled by 6 bits to change the offset voltage. The offset of the comparator itself can also be compensated by the digital control.

The design challenge of TX is to increase the efficiency at the target low output power of -20dBm and 0.5V, because the efficiency of a power amplifier (PA) decreases with reducing output power and VDD. A class-F PA instead of a class-D or class-E PA is used in this work, because the class-F PA achieved the highest efficiency at the target specification. Fig. 7 shows a schematic of a class-F transmitter. All inductors and capacitors are implemented in off-chip.

Experimental Results
The proposed transceiver is fabricated in 40-nm CMOS process. Fig. 8 shows a die photo and layout of RX and TX. Table 1 shows a performance summary. Thanks to the proposed IS, the power consumption of the samplers in RX is 3μW and the total RX consumes 38 μW. Without IS, the continuous sampler will consume 945μW (=3μW x 315). Therefore, the proposed IS is a key technology to reduce the RX power consumption. Fig. 9 shows a measured dependence of the offset voltage on the number of connected capacitors in CRIGHT in the proposed digitally variable offset comparator. CLEFT is fixed. The horizontal axis corresponds to the 6-bit digital control. The measured tuning range of the offset is 65μV. Fig. 10 shows measured waveforms of CFF IS RX. 1-Mbps data is successfully demodulated. Fig. 11 shows a measured dependence of BER on RX input power signal. At BER of 10^-3, the RX sensitivity is -55dBm. Fig. 12 shows a measured TX output spectrum. The TX output power is -21dBm at 315MHz. The TX efficiency is 16%. Fig. 13 shows a comparison of power and data rate with published transceivers [4-8] for wireless sensor networks. Both the 38-pJ/bit CFF IS RX and the 52-pJ/bit class-F TX achieve the lowest energy to date.

Acknowledgment
This work was carried out as a part of Extremely Low Power (ELP) project supported by METI and NEDO.

References
Fig. 1. Proposed intermittent sampling (IS) concept.

Fig. 2. Block diagram of proposed all 0.5V career-frequency-free (CFF) IS RX.

Fig. 3. Schematic of intermittent sampler.

Fig. 4. Timing chart of CFF IS RX.

Fig. 5. Calculated dependence of max amplitude of V1 or V2 on ΔT in CFF IS RX.

Fig. 6. Schematic of digitally variable offset comparator.

Fig. 7. Schematic of 0.5V class-F TX.

Fig. 8. Die photo and layout of (a) RX and (b) TX.

Fig. 9. Measured offset voltage of comparator.

Fig. 10. Measured waveforms of CFF IS RX.

Fig. 11. Measured dependence of BER on RX input signal power.

Fig. 12. Measured TX output spectrum.

Fig. 13. Comparison with published transceivers for wireless sensor networks.

Table I  Performance summary.

<table>
<thead>
<tr>
<th>CMOS</th>
<th>40nm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>0.5V</td>
</tr>
<tr>
<td>Carrier frequency</td>
<td>315MHz</td>
</tr>
<tr>
<td>Data rate</td>
<td>1Mbps</td>
</tr>
<tr>
<td>Clock frequency</td>
<td>RX 1MHz</td>
</tr>
<tr>
<td>TX</td>
<td>315MHz</td>
</tr>
<tr>
<td>RX sensitivity</td>
<td>-55dBm</td>
</tr>
<tr>
<td>TX output power</td>
<td>-21dBm</td>
</tr>
<tr>
<td>Power RX</td>
<td>3mW</td>
</tr>
<tr>
<td>Amplifier</td>
<td>10mW</td>
</tr>
<tr>
<td>Comparator</td>
<td>3mW</td>
</tr>
<tr>
<td>Delay lines</td>
<td>3mW</td>
</tr>
<tr>
<td>Total</td>
<td>36mW</td>
</tr>
<tr>
<td>TX Energy</td>
<td>38μJ/bit</td>
</tr>
<tr>
<td>Core area</td>
<td>RX 10600μm²</td>
</tr>
<tr>
<td></td>
<td>TX 153μm²</td>
</tr>
</tbody>
</table>

Note: CLEFT is fixed.